

### Features

- **1A Output Current**
- **Wide 2.7V~6.0V Input Voltage**
- **Fixed 1.5MHz Switching Frequency**
- **Low Dropout Operating at 100% Duty Cycle**
- **Integrate Synchronous Rectifier**
- **0.6V Reference Voltage**
- **Current-Mode Operation with Internal Compensation**
  - Stable with Ceramic Output Capacitors
  - Fast Line Transient Response
- **Short-Circuit Protection**
- **Over-Temperature Protection with Hysteresis**
- **Available in SOT-23-5 Packages**
- **Lead Free and Green Devices Available (RoHS Compliant)**

### General Description


APW7104A is a 1.5MHz high efficiency monolithic synchronous buck regulator. Design with current mode scheme, the APW7104A is stable with ceramic output capacitor. Input voltage from 2.7V to 6.0V makes the APW7104A ideally suited for single Li-Ion battery powered applications. 100% duty cycle provides low dropout operation, extending battery life in portable electrical devices. The internally fixed 1.5MHz operating frequency allows the using of small surface mount inductors and capacitors. The synchronous switches included inside increase the efficiency and eliminate the need of an external Schottky diode.

The APW7104A is available in SOT-23-5 packages.

### Applications


- **HD STB**
- **BT Mouse**
- **PND Instrument**
- **Portable Instrument**

### Pin Configuration




SOT-23-5 (Top View)

### Simplified Application Circuit



ANPEC reserves the right to make changes to improve reliability or manufacturability without notice, and advise customers to obtain the latest version of relevant information to verify before placing orders.

## Ordering and Marking Information

<p>APW7104A □□□-□□□</p>  <p>Assembly Material Handling Code Temperature Range Package Code</p>	<p>Package Code B : SOT-23-5 Operating Ambient Temperature Range I : -40 to 85 °C Handling Code TR : Tape &amp; Reel Assembly Material G : Halogen and Lead Free Device</p>
<p>APW7104A B : <span style="border: 1px solid black; padding: 2px;">W4AX</span></p>	<p>X - Date Code</p>

Note: ANPEC lead-free products contain molding compounds/die attach materials and 100% matte tin plate termination finish; which are fully compliant with RoHS. ANPEC lead-free products meet or exceed the lead-free requirements of IPC/JEDEC J-STD-020D for MSL classification at lead-free peak reflow temperature. ANPEC defines "Green" to mean lead-free (RoHS compliant) and halogen free (Br or Cl does not exceed 900ppm by weight in homogeneous material and total of Br and Cl does not exceed 1500ppm by weight).

## Absolute Maximum Ratings (Note 1)

Symbol	Parameter	Rating	Unit
$V_{IN}$	Input Bias Supply Voltage (VIN to GND)	-0.3 ~ 7	V
$V_{SW}$	SW to GND Voltage	> 20ns pulse width	-0.3 ~ $V_{IN}+0.3$
		< 20ns pulse width	-3 ~ $V_{IN}+3$
	RUN, FB to GND Voltage	-0.3 ~ $V_{IN}+0.3$	V
$P_D$	Power Dissipation	Internally Limited	W
	Maximum Junction Temperature	150	°C
$T_{STG}$	Storage Temperature	-65 ~ 150	°C
$T_{SDR}$	Maximum Lead Soldering Temperature, 10 Seconds	260	°C

Note1: Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## Thermal Characteristics

Symbol	Parameter	Typical Value	Unit
$\theta_{JA}$	Junction-to-Ambient Resistance in Free Air <sup>(Note 2)</sup> SOT-23-5	250	°C/W

Note 2:  $\theta_{JA}$  is measured with the component mounted on a high effective thermal conductivity test board in free air.

## Recommended Operating Conditions (Note 3)

Symbol	Parameter	Range	Unit
$V_{IN}$	Input Bias Supply Voltage (VIN to GND)	2.7 ~ 6	V
$V_{OUT}$	Converter Output Voltage	0.6 ~ $V_{IN}$	V
$I_{OUT}$	Converter Output Current	0 ~ 1	A
L1	Converter Output Inductor	1.0 ~ 10	μH
$C_{IN}$	Converter Input Capacitor	4.7 ~ 100	μF
$C_{OUT}$	Converter Output Capacitor	4.7 ~ 100	μF
$T_A$	Ambient Temperature	-40 ~ 85	°C
$T_J$	Junction Temperature	-40 ~ 125	°C

Note 3: Refer to the typical application circuit

## Electrical Characteristics






Unless otherwise specified, these specifications apply over  $V_{IN}=3.6V$  and  $T_A=25\text{ }^\circ\text{C}$ .

Symbol	Parameter	Test Conditions	APW7104A			Unit
			Min.	Typ.	Max.	
<b>SUPPLY VOLTAGE AND CURRENT</b>						
$V_{IN}$	Input Voltage Range		2.7	-	6	V
$I_{SD}$	Shutdown Input Current	RUN = GND	-	-	0.5	$\mu\text{A}$
<b>POWER-ON-RESET (POR) and LOCKOUT VOLTAGE THRESHOLDS</b>						
	UVLO Threshold		2.1	2.35	2.6	V
	UVLO Hysteresis		-	0.1	-	V
<b>REFERENCE VOLTAGE</b>						
$V_{REF}$	Reference Voltage	$V_{IN}=2.7V\sim 6V$ , $T_A = -40\sim 85\text{ }^\circ\text{C}$	0.588	0.6	0.612	V
	Output Voltage Accuracy	$0A < I_{OUT} < 1A$	-2.5	-	+2.5	%
$I_{FB}$	FB Input Current		-50	-	50	nA
<b>INTERNAL POWER MOSFETS</b>						
$F_{SW}$	Switching Frequency	$V_{FB} = 0.6V$	1.2	1.5	1.8	MHz
	Foldback Frequency	$V_{FB} = 0.1V$	-	210	-	kHz
	Foldback Threshold Voltage on FB	$V_{FB}$ Falling	-	0.2	-	V
	Foldback Hysteresis		-	50	-	mV
$R_{P-FET}$	High Side N-FET Switch ON Resistance	$I_{SW}=200\text{mA}$	-	0.28	-	$\Omega$
$R_{N-FET}$	Low Side P-FET Switch ON Resistance	$I_{SW}=200\text{mA}$	-	0.25	-	$\Omega$
	Minimum On-Time		-	-	100	ns
	Maximum Duty Cycle		-	-	100	%
<b>PROTECTION</b>						
$I_{LIM}$	Maximum Inductor Current-Limit	$I_{P-FET}, 2.7V$ $V_{IN} 6V$	1.4	1.6	-	A
$T_{OTP}$	Over-Temperature Protection	$T_J$ Rising	-	150	-	$^\circ\text{C}$
	Over-Temperature Protection Hysteresis	$T_J$ Falling	-	30	-	
<b>START-UP AND SHUTDOWN</b>						
$T_{SS}$	Soft-Start Duration	(Note 4)	-	0.7	-	ms
	RUN Input High Threshold	$V_{IN} = 2.7V\sim 6V$	-	-	1	V
	RUN Input Low Threshold	$V_{IN} = 2.7V\sim 6V$	0.4	-	-	V
	RUN Leakage Current	$V_{RUN} = 5V$ , $V_{IN} = 5V$	-1	-	1	$\mu\text{A}$

Note 4: Guarantee by design, not production test.




### Typical Operating Characteristics

(Refer to the application circuit in the section "Typical Application Circuits",  $V_{IN}=3.6V$ ,  $V_{OUT}=1.8V$ ,  $T_A=25^\circ C$  unless otherwise specified )



## Operating Waveforms


(Refer to the application circuit in the section "Typical Application Circuits",  $V_{IN}=3.6V$ ,  $V_{OUT}=1.8V$ ,  $T_A=25^\circ C$  unless otherwise specified)




Pin Description

PIN		FUNCTION
NO.	NAME	
1	RUN	Enable Control Input. Forcing this pin above 1.0V enables the device. Forcing this pin below 0.4V shuts it down. In shutdown, all functions are disabled to decrease the supply current below 0.5μA. <b>Do not leave RUN pin floating.</b>
2	GND	Power and Signal Ground.
3	SW	Switch Node Connected to Inductor. This pin connects to the drains of the internal main and synchronous power MOSFETs switches.
4	VIN	Device and Converter Supply Pin. Must be closely decoupled to GND with a 4.7μF or greater ceramic capacitor.
5	FB	Feedback Input Pin. The buck regulator senses feedback voltage via FB and regulates the FB voltage at 0.6V. Connecting FB with a resistor-divider from the output sets the output voltage of the buck converter.

Block Diagram



## Typical Application Circuit



## Function Description

### Main Control Loop

The APW7104A is a constant frequency, synchronous rectifier and current-mode switching regulator. In normal operation, the internal P-channel power MOSFET is turned on each cycle. The peak inductor current at which ICMP turn off the P-FET is controlled by the voltage on the COMP node, which is the output of the error amplifier (EAMP). An external resistive divider connected between  $V_{OUT}$  and ground allows the EAMP to receive an output feedback voltage  $V_{FB}$  at FB pin. When the load current increases, it causes a slightly decrease in  $V_{FB}$  relative to the 0.6V reference, which in turn causes the COMP voltage to increase until the average inductor current matches the new load current.

### Under-Voltage Lockout

An under-voltage lockout function prevents the device from operating if the input voltage on VIN is lower than approximately 1.8V. The device automatically enters the shutdown mode if the voltage on VIN drops below approximately 1.8V. This under-voltage lockout function is implemented in order to prevent the malfunctioning of the converter.

### Soft-Start

The APW7104A has a built-in soft-start to control the output voltage rise during start-up. During soft-start, an internal ramp voltage, connected to the one of the positive inputs of the error amplifier, raises up to replace the reference voltage (0.6V typical) until the ramp voltage reaches the reference voltage. Then, the voltage on FB regulated at reference voltage.

### Enable/Shutdown

Driving RUN to the ground places the APW7104A in shutdown mode. When in shutdown, the internal power MOSFETs turn off, all internal circuitry shuts down and the quiescent supply current reduces to 0.5 $\mu$ A maximum.

### Slope Compensation and Inductor Peak Current

The APW7104A is a peak current mode PWM step down converter. To prevent sub-harmonic oscillations, the APW7104A sense the peak current and add slope compensation to stable the converter. It is accomplished

internally by adding a compensating ramp to the inductor current signal at duty cycles in excess of 40%. Normally, this results in a reduction of maximum inductor peak current for duty cycles > 40%. However, the APW7104A uses a special scheme that counteracts this compensating ramp, which allows the maximum inductor peak current to remain unaffected throughout all duty cycles.

### Dropout Operation

As the input supply voltage decreases to a value approaching the output voltage, the duty cycle increases toward the maximum on time. Further, reduction of the supply voltage forces the main switch to remain on for more than one cycle until it reaches 100% duty cycle. The input voltage minus the voltage drop will determine the output voltage across the P-FET and the inductor.

### Dropout Operation (Cont.)

An important detail to remember is that on resistance of P-FET switch will increase at low input supply voltage. Therefore, the user should calculate the power dissipation when the APW7104A is used at 100% duty cycle with low input voltage.

### Over-Temperature Protection (OTP)

The over-temperature circuit limits the junction temperature of the APW7104A. When the junction temperature exceeds 150°C, a thermal sensor turns off the both power MOSFETs, allowing the devices to cool. The thermal sensor allows the converters to start a soft-start process and regulate the output voltage again after the junction temperature cools by 30°C. The OTP is designed with a 30°C hysteresis to lower the average Junction Temperature ( $T_J$ ) during continuous thermal overload conditions, increasing the lifetime of the device.

### Short-Circuit Protection

When the output is shortened to the ground, the frequency of the oscillator is reduced to about 210kHz, 1/7 of the nominal frequency. This frequency foldback ensures that the inductor current has more time to decay, thereby preventing runaway. The oscillator's frequency will progressively increase to 1.5MHz when  $V_{FB}$  or  $V_{OUT}$  rises above 0V.



## Application Information

### Input Capacitor Selection

Because buck converters have a pulsating input current, a low ESR input capacitor is required. This results in the best input voltage filtering, minimizing the interference with other circuits caused by high input voltage spikes. Also, the input capacitor must be sufficiently large to stabilize the input voltage during heavy load transients. For good input voltage filtering, usually a 4.7μF input capacitor is sufficient. It can be increased without any limit for better input-voltage filtering. Ceramic capacitors show better performance because of the low ESR value, and they are less sensitive against voltage transients and spikes compared to tantalum capacitors. Place the input capacitor as close as possible to the input and GND pin of the device for better performance.

### Inductor Selection

For high efficiencies, the inductor should have a low DC resistance to minimize conduction losses. Especially at high-switching frequencies, the core material has a higher impact on efficiency. When using small chip inductors, the efficiency is reduced mainly due to higher inductor core losses. This needs to be considered when selecting the appropriate inductor. The inductor value determines the inductor ripple current. The larger the inductor value, the smaller the inductor ripple current and the lower the conduction losses of the converter. Conversely, larger inductor values cause a slower load transient response. A reasonable starting point for setting ripple current,  $\Delta I_L$  is 40% of maximum output current. The recommended inductor value can be calculated as below:

$$L \geq \frac{V_{OUT} \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{F_{SW} \cdot \Delta I_L}$$

$$I_{L(MAX)} = I_{OUT(MAX)} + 1/2 \times \Delta I_L$$


To avoid the saturation of the inductor, the inductor should be rated at least for the maximum output current of the converter plus the inductor ripple current.

### Output Voltage Setting

In the adjustable version, the output voltage is set by a resistive divider. The external resistive divider is connected to the output, allowing remote voltage sensing as

shown in “Typical Application Circuits”. A suggestion of maximum value of R2 is 200kΩ to keep the minimum current that provides enough noise rejection ability through the resistor divider. The output voltage can be calculated as below:

$$V_{OUT} = V_{REF} \cdot \left(1 + \frac{R1}{R2}\right) = 0.6 \cdot \left(1 + \frac{R1}{R2}\right)$$




### Output Capacitor Selection

The current-mode control scheme of the APW7104A allows the use of tiny ceramic capacitors. The higher capacitor value provides the good load transients response. Ceramic capacitors with low ESR values have the lowest output voltage ripple and are recommended. If required, tantalum capacitors may be used as well. The output ripple is the sum of the voltages across the ESR and the ideal output capacitor.


$$\Delta V_{OUT} \cong \frac{V_{OUT} \cdot \left(1 - \frac{V_{OUT}}{V_{IN}}\right)}{F_{SW} \cdot L} \cdot \left(ESR + \frac{1}{8 \cdot F_{SW} \cdot C_{OUT}}\right)$$

When choosing the input and output ceramic capacitors, choose the X5R or X7R dielectric formulations. These dielectrics have the best temperature and voltage characteristics of all the ceramics for a given value and size.



## Application Information (Cont.)

### Output Capacitor Selection (Cont.)



### Thermal Consideration

In most applications, the APW7104A does not dissipate much heat due to its high efficiency. But, in applications where the APW7104A is running at high ambient temperature with low supply voltage and high duty cycles, the heat dissipated may exceed the maximum junction temperature of the part. If the junction temperature reaches approximately 150°C, both power switches will be turned off and the SW node will become high impedance.

To avoid the APW7104A from exceeding the maximum junction temperature, the user will need to do some thermal analysis. The goal of the thermal analysis is to determine whether the power dissipated exceeds the maximum junction temperature of the part. The power dissipated by the part is approximated:

$$P_D \cong I_{OUT}^2 \times (R_{P-FET} \times D + R_{N-FET} \times (1-D))$$

The temperature rise is given by:

$$T_R = (P_D)(\theta_{JA})$$

Where  $P_D$  is the power dissipated by the regulator,  $D$  is duty cycle of main switch


$$D = V_{OUT}/V_{IN}$$

The  $\theta_{JA}$  is the thermal resistance from the junction of the die to the ambient temperature. The junction temperature,  $T_J$ , is given by:

$$T_J = T_A + T_R$$

Where  $T_A$  is the ambient temperature.

The maximum power dissipation on the device can be shown as follow figure:




### Layout Consideration

For all switching power supplies, the layout is an important step in the design; especially at high peak currents and switching frequencies. If the layout is not carefully done, the regulator might show noise problems and duty cycle jitter.

1. The input capacitor should be placed close to the VIN and GND. Connecting the capacitor and VIN/GND with short and wide trace without any via holes for good input voltage filtering. The distance between VIN/GND to capacitor less than 2mm respectively is recommended.
2. To minimize copper trace connections that can inject noise into the system, the inductor should be placed as close as possible to the SW pin to minimize the noise coupling into other circuits.
3. The output capacitor should be placed close to converter VOUT and GND.
4. Since the feedback pin and network is a high impedance circuit the feedback network should be routed away from the inductor. The feedback pin and feedback network should be shielded with a ground plane or trace to minimize noise coupling into this circuit.
5. A star ground connection or ground plane minimizes ground shifts and noise is recommended.


## Layout Consideration (cont.)



APW7104A Layout Suggestion

## Package Information

SOT-23-5




SYMBOL	SOT-23-5			
	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
A		1.45		0.057
A1	0.00	0.15	0.000	0.006
A2	0.90	1.30	0.035	0.051
b	0.30	0.50	0.012	0.020
c	0.08	0.22	0.003	0.009
D	2.70	3.10	0.106	0.122
E	2.60	3.00	0.102	0.118
E1	1.40	1.80	0.055	0.071
e	0.95 BSC		0.037 BSC	
e1	1.90 BSC		0.075 BSC	
L	0.30	0.60	0.012	0.024
θ	0°	8°	0°	8°

Note : 1. Follow JEDEC TO-178 AA.

2. Dimension D and E1 do not include mold flash, protrusions or gate burrs. Mold flash, protrusion or gate burrs shall not exceed 10 mil per side.

Carrier Tape & Reel Dimensions



Application	A	H	T1	C	d	D	W	E1	F
TSOT-23-5A	178.0 ±0.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0 ±0.30	1.75 ±0.10	3.5 ±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ±0.10	4.0 ±0.10	2.0 ±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20 ±0.20	3.10 ±0.20	1.50 ±0.20
Application	A	H	T1	C	d	D	W	E1	F
SOT-23-5	178.0 ±0.00	50 MIN.	8.4+2.00 -0.00	13.0+0.50 -0.20	1.5 MIN.	20.2 MIN.	8.0 ±0.30	1.75 ±0.10	3.5 ±0.05
	P0	P1	P2	D0	D1	T	A0	B0	K0
	4.0 ±0.10	4.0 ±0.10	2.0 ±0.05	1.5+0.10 -0.00	1.0 MIN.	0.6+0.00 -0.40	3.20 ±0.20	3.10 ±0.20	1.50 ±0.20


(mm)

Devices Per Unit


Package Type	Unit	Quantity
TSOT-23-5A	Tape & Reel	3000
SOT-23-5	Tape & Reel	3000

## Taping Direction Information

SOT-23-5



### Classification Profile



### Classification Reflow Profiles

Profile Feature	Sn-Pb Eutectic Assembly	Pb-Free Assembly
<b>Preheat &amp; Soak</b>		
Temperature min ( $T_{smin}$ )	100 °C	150 °C
Temperature max ( $T_{smax}$ )	150 °C	200 °C
Time ( $T_{smin}$ to $T_{smax}$ ) ( $t_s$ )	60-120 seconds	60-120 seconds
Average ramp-up rate ( $T_{smax}$ to $T_p$ )	3 °C/second max.	3 °C/second max.
Liquidous temperature ( $T_L$ )	183 °C	217 °C
Time at liquidous ( $t_L$ )	60-150 seconds	60-150 seconds
Peak package body Temperature ( $T_p$ )*	See Classification Temp in table 1	See Classification Temp in table 2
Time ( $t_p$ )** within 5°C of the specified classification temperature ( $T_c$ )	20** seconds	30** seconds
Average ramp-down rate ( $T_p$ to $T_{smax}$ )	6 °C/second max.	6 °C/second max.
Time 25°C to peak temperature	6 minutes max.	8 minutes max.
* Tolerance for peak profile Temperature ( $T_p$ ) is defined as a supplier minimum and a user maximum.		
** Tolerance for time at peak profile temperature ( $t_p$ ) is defined as a supplier minimum and a user maximum.		

## Classification Reflow Profiles (Cont.)

Table 1. SnPb Eutectic Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
	<350	≥350
<2.5 mm	235 °C	220 °C
≥2.5 mm	220 °C	220 °C

Table 2. Pb-free Process – Classification Temperatures (Tc)

Package Thickness	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>	Volume mm <sup>3</sup>
	<350	350-2000	>2000
<1.6 mm	260 °C	260 °C	260 °C
1.6 mm – 2.5 mm	260 °C	250 °C	245 °C
≥2.5 mm	250 °C	245 °C	245 °C

## Reliability Test Program

Test item	Method	Description
SOLDERABILITY	JESD-22, B102	5 Sec, 245°C
HOLT	JESD-22, A108	1000 Hrs, Bias @ Tj=125°C
PCT	JESD-22, A102	168 Hrs, 100%RH, 2atm, 121°C
TCT	JESD-22, A104	500 Cycles, -65°C~150°C
HBM	MIL-STD-883-3015.7	VHBM 2KV
MM	JESD-22, A115	VMM 200V
Latch-Up	JESD 78	10ms, 1 <sub>tr</sub> 100mA

## Customer Service

### Anpec Electronics Corp.

Head Office :

No.6, Dusing 1st Road, SBIP,  
Hsin-Chu, Taiwan, R.O.C.  
Tel : 886-3-5642000  
Fax : 886-3-5642050

Taipei Branch :

2F, No. 11, Lane 218, Sec 2 Jhongsing Rd.,  
Sindian City, Taipei County 23146, Taiwan  
Tel : 886-2-2910-3838  
Fax : 886-2-2917-3838